Motorola is preparing a next-generation two-core G4-class PowerPC processor, the company will this week tell attendees of its annual Smart Networks Developer Conference, held in Disneyland Paris. The chip, as yet unnamed - at least in public - will contain two PowerPC cores with AltiVec, Motorola's SIMD engine. It will also contain its own memory controller, capable of connecting to DDR and DDR 2 SDRAM, according to documents seen by The Register.

It will interface with the rest of the system using Rapid IO, the next-generation chip-to-chip bus developed by Motorola, but offered as a standard to the embedded processor industry. Given Motorola's Rapid IO heritage, support for the bus isn't surprising - indeed, on sales collateral produced earlier this year, the company's roadmap features a new chip, called the G4+, with Rapid IO built in.


Source: http://www.theregister.co.uk/
Read More: http://www.theregister.co.uk/content/39/31026.html